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Abstract
Explicit signaling between threads is a perennial cause of
bugs in concurrent programs. While there are several run-
time techniques to automatically notify threads upon the
availability of some shared resource, such techniques are
not widely-adopted due to their run-time overhead. This
paper proposes a new solution based on static analysis for
automatically generating a performant explicit-signal pro-
gram from its corresponding implicit-signal implementation.
The key idea is to generate verification conditions that al-
low us to minimize the number of required signals and un-
necessary context switches, while guaranteeing semantic
equivalence between the source and target programs. We
have implemented our method in a tool called Expresso and
evaluate it on challenging benchmarks from prior papers
and open-source software. Expresso-generated code signif-
icantly outperforms past automatic signaling mechanisms
(avg. 1.56x speedup) and closely matches the performance
of hand-optimized explicit-signal code.
Keywords Implicit signal monitors, concurrent program-
ming, symbolic reasoning, verification conditions, abductive
reasoning, monitor invariant
1 Introduction
A common challenge in concurrent programming is to co-
ordinate access to shared resources and achieve correct
synchronization between different threads. While there are
many different language constructs that can be used to per-
form synchronization, a widely-established programming
pattern is to encapsulate inter-thread coordination using
monitors [23, 28, 39]. At a high level, a monitor encapsu-
lates all shared state between threads and guarantees mutual
exclusion. In addition, monitors perform synchronization be-
tween threads by blocking and unblocking them depending
on the availability of some shared resource.
Broadly speaking, monitors can be classifed into two cate-
gories, depending on the burden they impose on the system
vs. the programmer [7]. In particular, explicit-signal monitors
typically employ condition variables to perform synchroniza-
tion between threads and use an explicit “signal" construct
to notify other threads when some shared resource becomes
available. In contrast, implicit-signal (automatic) monitors
provide a waituntil(P) construct such that any thread exe-
cuting this statement blocks until predicate P becomes true.
In implicit-signal monitors, there is no explicit signal con-
struct, and it is the responsibility of the system to notify
threads that are currently blocked on a predicate. To give the
reader some intuition, Figure 1 shows the implementation
of an implicit-signal monitor for the well-known readers-
writers problem, and Figure 2 shows its corresponding im-
plementation as an explicit-signal monitor.
As illustrated by the example from Figures 1 and 2, pro-
gramming with implicit monitors is considerably easier be-
cause the programmer does not need to reason about when
andwhich threads should be notified. In fact, it is well-known
that many concurrency bugs are caused by erroneous signal
placement in explicit-signal implementations [22, 31]. How-
ever, despite their easier programmability, implicit-signal
monitors are not widely-used due to performance consid-
erations. In particular, because the system needs to notify
threads that are blocked on a predicate, run-time support for
implicit-signal monitors may result in considerable overhead.
For example, according to Buhr et al., automatic monitors can
be 10-50 times slower than explicit signals [7]. Even though
recent work by Hung and Garg proposes a more efficient
implementation of automatic monitors [30], explicit-signal
monitors still remain the de-facto synchronization mecha-
nism in real-world concurrent programs.
In this paper, we propose a new solution —based on static
analysis— to programming with implicit-signal monitors.
Given the implementation of an implicit-signal monitor, our
method automatically synthesizes an efficient and semanti-
cally equivalent explicit-signal implementation. We believe
this approach has two advantages compared to prior run-
time techniques: First, because our method does not require
additional run-time book-keeping, it has the potential to
be as efficient as a performant hand-written explicit-signal
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implementation. Second, because the code generated by our
system can be inspected and further refined by the program-
mer, it is more transparent compared to automatic-signaling
systems that provide run-time instrumentation.
While it is straightforward to generate any semantically
equivalent explicit-signal implementation of an automatic-
signal monitor, a key consideration is the efficiency of the
synthesized code. In particular, the synthesized code should
not spuriously wake up threads that are blocked on a pred-
icate that evaluates to false.1 In practice, this means that
the generated code should not notify threads blocked on a
predicate P , if P is guaranteed to be false at the time of notifi-
cation. Furthermore, whenever possible, the generated code
should notify a single –rather than all– threads blocked on
a predicate in order to avoid unnecessary context switches.
In addition to avoiding spurious wake-ups, another im-
portant efficiency consideration is to minimize the use of
conditional signals, which notify other threads only if some
condition evaluates to true. Because conditional signals re-
quire evaluating the truth value of (potentially complex)
predicates at run-time, it is desirable to use unconditional
signals whenever possible. In fact, while some run-time so-
lutions, such as AutoSynch [30] avoid spurious wake-ups
altogether, they may still incur significant overhead due to
the frequent evaluation of predicates at run-time.
The solution that we adopt in this paper tries to minimize
both the use of spurious wake-ups as well as conditional
signals by performing precise static analysis of the moni-
tor code. In particular, our method automatically generates
Hoare triples, that, if valid, allow us to establish that a pro-
gram fragment does not need to signal other threads waiting
on a predicate. For program fragments where signaling may
be necessary, our method generates additional Hoare triples
whose validity allows us to minimize the use of conditional
signals as well as broadcast operations that notify all threads.
In order to successfully discharge the generated Hoare
triples, our method uses so-called monitor invariants, which
are assertions that hold every time a thread enters or leaves
the monitor. Our approach automatically infers these moni-
tor invariants by combining abductive reasoning and predi-
cate abstraction, allowing the synthesis of non-trivial invari-
ants that involve disjunctions. Monitor invariants allow us
to discharge verification conditions that could not be proven
otherwise (e.g., by strengthening the precondition of the gen-
erated Hoare triples) and are therefore crucial for generating
efficient explicit-signaling code.
We have implemented our proposed ideas in a tool called
Expresso and evaluate the efficiency of the code gener-
ated by Expresso by comparing it against manually writ-
ten explicit-signal monitors as well as the state-of-the-art
1While a thread that is spuriously woken up will “go back to sleep", this
introduces significant overhead due to an unnecessary context-switch.
1 class RWLock {
2 unsigned int readers = 0;
3 boolean writerIn = false;
4
5 atomic void enterReader() {
6 waituntil(!writerIn);
7 readers++;
8 }
9 atomic void exitReader() {
10 if(readers > 0) readers--;
11 }
12 atomic void enterWriter() {
13 waituntil(readers == 0 && !writerIn);
14 writerIn = true;
15 }
16 atomic void exitWriter() {
17 writerIn = false;
18 } }
Figure 1. Implicit-signal monitor for readers-writers lock.
AutoSynch tool that provides run-time support for implicit-
signal monitors. Our evaluation shows that the performance
of the code synthesized by Expresso is an average of 1.56x
faster than AutoSynch and comparable to that of hand-
written code.
In all, this paper makes the following key contributions:
• We propose a novel technique, based on static analysis,
for generating efficient explicit-signal implementations of
implicit-signal monitors.
• We show how the automatic signal placement problem
can be reduced to proving the validity of certain kinds of
Hoare triples in concurrent programs.
• We introduce the notion of monitor invariants and show
how to automatically infer them using abductive reasoning
and monomial predicate abstraction.
• We implement the proposed techniques in a tool called
Expresso and evaluate it by comparing against AutoSynch,
a state-of-the art runtime system for implicit-signal moni-
tors, as well as hand-written code.
2 Overview of Technique
In this section, we give a high-level overview of our approach
with the aid of the reference Readers-Writers example, shown
in Figure 1. In particular, we explain the reasoning performed
by Expresso to automatically generate the code shown in
Figure 2 by analyzing the implicit-signal monitor of Figure 1.
Expresso starts its analysis by inferring a monitor invari-
ant, which is an assertion that holds every time a thread
enters or exits the monitor. For the code in Figure 1, Ex-
presso successfully infers the invariant readers ≥ 0. Then,
Expresso uses this invariant to determine for each condi-
tional critical section in Figure 1 (a) if signaling is necessary,
(b) whether to signal or broadcast, and (c) whether to do so
conditionally or unconditionally.
EnterReader. Consider a reader thread tr executing the
method enterReader. To generate explicit signaling code,
2
we need to determine whether tr needs to notify any writer
threads blocked on predicate Pw = (readers = 0∧¬writerIn)
at line 13. Towards this goal, we ask the following question:
“Assuming that a writer thread tw is blocked on Pw , is it
possible that Pw becomes true after tr executes the code in
enterReader?". If the answer to this question is “no", we have
established that tr does not need to signal. Thus, to prove
that no signals are necessary, Expresso generates and checks
the validity of the following Hoare triple:
{readers ≥ 0 ∧ ¬writerIn ∧ ¬Pw } readers++ {¬Pw }
Here, the precondition states that (a) the monitor invariant
holds when tr enters the monitor, (b) !writerIn must hold if
tr executes readers++, and (c) Pw is false, meaning that some
writer thread may be blocked at line 13. The post-condition
says that Pw continues to stay false after tr exits the monitor.
Since this Hoare triple is indeed valid, Expresso establishes
that no signaling is necessary. Observe that dropping the
conjunct readers ≥ 0 from the precondition would result in
a Hoare triple that is not valid; thus, the monitor invariant
is crucial for avoiding the signal operation in this example.
ExitReader. For the exitReader method, Expresso needs
to determine whether we should signal any reader threads
blocked at line 6 or writer threads blocked at line 13. Using
similar reasoning as in enterReader, it is easy to establish that
we do not need to signal reader threads because readers--
does not affect the truth value of the predicate writerIn.
Now, to determine the necessity of signaling writer threads,
Expresso generates the following Hoare triple:
{readers ≥ 0 ∧ ¬Pw } if(readers > 0) readers-- {¬Pw }
Since this Hoare triple is not valid, signalling is necessary.
Next, Expresso tries to determine whether it suffices to
notify a single writer thread or we need to notify all writ-
ers blocked at line 13. To answer this question, we ask “Is
it possible that Pw stays true after some writer thread tw
executes enterWriter?". If not, we have proven that it is un-
necessary (and wasteful) to wake up multiple threads, since
Pw becomes false after the first writer thread executes. Thus,
Expresso generates and checks the following Hoare triple:
{readers ≥ 0 ∧ Pw } writerIn = true {¬Pw }
Since this triple is valid, Expresso has determined that broad-
casting is not necessary.
Finally, Expresso checks whether it can signal uncondi-
tionally, meaning that Pw is guaranteed to hold after the
reader thread tr exits the monitor. Towards this goal, we
perform the following check:
{readers ≥ 0 ∧ ¬Pw } if(readers > 0) readers-- {Pw }
This Hoare triple is not valid, so Expresso signals condition-
ally in order to avoid a spurious wake-up.
1 class RWLock {
2 unsigned int readers = 0;
3 boolean writerIn = false;
4 Lock l = new ReentrantLock();
5 Condition readers = l.newCondition(),
6 writers = l.newCondition();
7 void enterReader() {
8 l.lock();
9 while(writerIn) readers.await();
10 readers++;
11 l.unlock();
12 }
13 void exitReader() {
14 l.lock();
15 if (readers > 0) readers--;
16 if (readers == 0) writers.signal();
17 l.unlock();
18 }
19 void enterWriter() {
20 l.lock();
21 while(readers != 0 || writerIn) writers.await();
22 writerIn = true;
23 l.unlock();
24 }
25 void exitWriter() {
26 l.lock();
27 writerIn = false;
28 if (readers == 0) writers.signal();
29 readers.signalAll();
30 l.unlock();
31 } }
Figure 2. Explicit-signal monitor for readers-writers lock.
EnterWriter. Using similar reasoning as in enterReader, Ex-
presso can establish that enterWriter does not need to signal
any readers because the following Hoare triple is valid:
{readers ≥ 0 ∧ Pw ∧ writerIn} writerIn = true {writerIn}
ExitWriter. For exitWriter, Expresso establishes that it is
necessary to notify both reader andwriter threads. Using sim-
ilar reasoning as in exitReader, we can prove that broadcast-
ing for all writer threads is not necessary, however, we need
to perform conditional signaling to avoid spurious wake-ups.
For reader threads, Expresso determines that broadcasting is
necessary since !writerIn continues to hold after executing
the statement readers++. Furthermore, since the Hoare triple
{readers ≥ 0 ∧ writerIn} writerIn = false {¬writerIn}
is valid, Expresso can establish that !writerIn must be true
after the writer thread exits. Thus, Expresso instruments
the code to signal reader threads unconditionally.
Summary. For this example, the code generated by Ex-
presso is precisely the same one as the human-written
explicit-signal implementation shown in Figure 2. Observe
that Expresso can prove the gratuitousness of broadcasts,
and it can also establish that enterReader and enterWriter
do not need to signal. Finally, note that some of the Hoare
triples generated by Expresso could not be established with-
out the useful monitor invariant readers ≥ 0.
3
3 Source and Target Languages
In this section, we present some preliminary concepts related
to concurrent programming and describe the source and
target languages that can be used to implement implicit- and
explicit-signal monitors respectively. The goal of the two
languages presented here is to provide a unified theoretical
framework suitable for automatic reasoning. In Section 6,
we discuss how the target language can be instantiated in a
concrete monitor implementation.
3.1 Preliminaries
In this paper, we consider a shared-memory concurrency
model in which all accesses to shared resources occur inside
a monitor. In other words, all variables accessed outside the
monitor are assumed to be thread-local.We represent threads
using integer identifiers drawn from the set T ⊆ N. Because
we do not impose any restrictions on the number of threads
that can execute monitor code, our approach is applicable to
parametrized concurrent programs.
We partition program variables used in the monitor into
two disjoint sets, namely L and G, representing thread-local
and shared (global) variables respectively. As stated by the
definition below, the state σ of a monitor identifies the values
of program variables for each thread.
Definition 3.1. (Monitor state) A monitor state, σ : T ×
(L ∪ G) → N, is a mapping from (thread identifier, monitor
variable) pairs to a value. We require monitor states to agree
on the values of shared variables for all threads; i.e.,
∀t1, t2 ∈ T , v ∈ G. σ (t1, v) = σ (t2, v)
3.2 Source Language
Because our approach transforms an automatic-signal moni-
tor to an explicit-signal one, we first present the source lan-
guage in which automatic-signal monitors are implemented.
The syntax of our source language is presented in Fig-
ure 3. Since our implementation targets Java programs, we
consider implicit-signal monitors written in a simple object-
oriented language with Java-like syntax. In particular, an
automatic-signal monitor consists of a set of field declara-
tions and a set of atomic methods – i.e., the body of a method
m executes without interruption unless the thread blocks on
some waituntil statement whose corresponding predicate
evaluates to false. To simplify presentation, we will assume
that local variables of different methods have unique names.
The body of each monitor method is a sequence of state-
ments of the form waituntil(p){s}, where p is a predicate
and s is a statement (assignment, store, sequence, loop etc.).
Observe that a statement s is a special case of a waituntil
statement whose corresponding predicate is true. We refer
to predicate p as the guard of the waituntil construct and to
statement s as its body and sometimes writew = (p, s ) to de-
note a waituntil statement with guard p and body s . Given
a monitor M , we use the notation CCRs (M ) to represent the
set of all waituntil statements used in any method in M .
Monitor M ::= monitor M { (fld | m)* }
Field fld ::= f : τ
Method m ::= atomic m(v⃗ ) {w*; return v ; }
WUntilw ::= waituntil(p){ s }
Statement s ::= skip | s1; s2 | v := e | v . f := e
| if (p) {s1} else {s2}
| while (p) {s}
Figure 3. Implicit-signal monitor language. Here, e and p
denote expressions and predicates respectively.
While waituntil statements can only appear as top-level
statements in our source language, we note that this design
decision does not sacrifice expressiveness. For example, con-
sider the code snippet if (c) waituntil(p), which is not
supported by our source language. Observe that the check
if(c) can be moved outside of the monitor if c is not on
shared data. On the other hand, if c does involve shared
data, the condition is either checked in a logically racy way 2
or the programmer knows that c cannot change while the
thread is blocked on p. In either case, the program’s logic
is preserved or enhanced if condition c is moved inside the
waituntil statement.
In the rest of this paper, we assume the standard semantics
of waituntil(p){s} statements where a thread t atomically
performs the following actions: It first evaluates the boolean
predicate p. If p evaluates to true, t also executes s immedi-
ately after the evaluation of p. Otherwise, t is blocked until
p becomes true.
Since the semantics of statements s are standard, we do
not present them in detail and use the notation ⟨s, t,σ ⟩ ⇓ σ ′
to indicate the resulting monitor state σ ′ when thread t
executes statement s under initial state σ . Given a monitor
state σ , thread t , and predicate p, we write (σ , t) |= p if p
evaluates to true and (σ , t) ̸ |= p if p evaluates to false.
Monitor traces. To define the semantics of monitors, we
first introduce the notion of a monitor trace. A monitor
trace τ is a sequence of monitor events where each event
e is a triple (t,w,b) where t is a thread identifier, w is a
waituntil statement, and b is a boolean indicating whether
the guard of w evaluates to true or false. In particular, the
event (t ,w, false) indicates that thread t was blocked on the
guard ofw , whereas the event (t ,w, true) indicates that t was
able to executew in its entirety. Given an event e = (t,w,b),
we write e to denote the pair (t,w ).
We say that a monitor trace is syntactically well-formed
if it (a) respects the relative ordering of statements within
a method, (b) obeys the requirement that a thread cannot
execute methodm′ before finishing the execution of method
m, and (c) satisfies the invariant that a thread exits the mon-
itor either by blocking on a predicate or by finishing the
2i.e., condition c could have changed while the thread is waiting on p
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(1a)
e = (t,w, false)
e < B (σ , t) ̸ |= Guard(w )
(σ , e,B,N ) −→ (σ , ϵ,B ∪ {e},N )
(1b)
e = (t,w, false)
e ∈ N (σ , t) ̸ |= Guard(w )
(σ , e,B,N ) −→ (σ , ϵ,B,N\{e})
(2a)
e = (t,w, true)
e < B (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N ′ = {(t,w ) | (t,w ) ∈ B, (σ ′, t) |= Guard(w )}
(σ , e,B,N ) −→ (σ ′, ϵ,B,N ∪N ′)
(2b)
e = (t,w, true)
e = min(N ) (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N ′ = {(t,w ) | (t,w ) ∈ B, (σ ′, t) |= Guard(w )}
(σ , e,B,N ) −→ (σ ′, ϵ,B\{e}, (N ∪N ′)\{e})
(3) (σ , e,B,N ) −→ (σ
′, ϵ,B′,N ′)
(σ , e :: τ ,B,N ) −→ (σ ′,τ ,B′,N ′)
Figure 4. Transition relation for implicit-signal monitor
traces. Given an event e = (t,w,b), e denotes (t,w ). We
assume there is a total order relation ≺ between events and
min picks the minimum one with respect to ≺.
execution of a method. A more formal definition of syntactic
well-formedness is presented in Appendix A.
Example 3.2. Consider the following monitorM , where we
elide the “atomic” keywords for brevity:
monitor M {
...
m1() {waituntil(x>0) {...}; waituntil{y>0}{...}}
m2() {waituntil(z>0) {...}; waituntil{w>0}{...}}
}
Let us refer to the j’th waituntil statement in method i
as wi j . The trace [(1,w12, true), (1,w11, true)] is not syntac-
tically well-formed since the same thread cannot execute
w12 before w11 (i.e., it violates requirement (a)). Similarly,
the trace [(1,w11, false), (1,w21, true)] is also not syntactially
well-formed since the same thread cannot execute method
m2 before finishing the execution of m1 (violates (b)). Finally,
the following trace is also not syntactically well-formed:
[(1,w11, false), (2,w21, true), (1,w11, true), (1,w12, true)]
In particular, it violates requirement (c) since thread 2 ex-
ists the monitor without getting blocked or finishing the
execution of m2. On the other hand, the following trace is
syntactically well-formed:
[ (1,w11, false), (2,w21, true), (2,w22, false),
(1,w11, true), (1,w12, true), (2,w22, true) ]
In this trace, thread 1 attempts to execute the body of w11
but is blocked (i.e., x > 0 evaluates to false). Then, thread
2 executes the first waituntil statement in method m2, but
(1a)
e = (t,w, false)
e < B (σ , t) ̸ |= Guard(w )
(σ , e,B,N ) =⇒ (σ , ϵ,B ∪ {e},N )
(1b)
e = (t,w, false)
e ∈ N (σ , t) ̸ |= Guard(w )
(σ , e,B,N ) =⇒ (σ , ϵ,B,N\{e})
(2a)
e = (t,w, true)
e < B (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N1 = GetSignals(w,σ ′,B)
N2 = GetBroadcasts(w,σ ′,B)
(σ , e,B,N ) =⇒ (σ ′, ϵ,B,N ∪N1 ∪ N2)
(2b)
e = (t,w, true)
e = min(N ) (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N1 = GetSignals(w,σ ′,B)
N2 = GetBroadcasts(w,σ ′,B)
(σ , e,B,N ) =⇒ (σ ′, ϵ,B\{e}, (N ∪N1 ∪ N2)\{e})
(3) (σ , e,B,N ) =⇒ (σ
′, ϵ,B′,N ′)
(σ , e :: τ ,B,N ) =⇒ (σ ′,τ ,B′,N ′)
Figure 5. Transition relation for explicit-signal monitor
traces. Given an event e = (t,w,b), e denotes (t,w ).
gets blocked on the second one. After thread 2 executesw21,
x > 0 becomes true, and thread 1 is able to finish executing
method m1. Finally thread 2 finishes executing method m2.
Semantics.We now define the semantics of implicit-signal
monitors in terms of the feasibility of well-formed moni-
tor traces. Given a monitor M and a monitor state σ , we
say that a trace τ is feasible under σ iff (a) it is syntacti-
cally well-formed and (b) (σ ,τ , ∅, ∅) −→∗ (σ ′, ϵ, _, _) where
−→∗ denotes the reflexive transitive closure of the transition
relation −→ defined in Figure 4.
Transition relations for implicit-signal monitors are de-
scribed in Figure 4 using judgments of the form
(σ ,τ ,B,N ) −→ (σ ′,τ ′,B ′,N ′)
where B and N describe blocked and notified threads re-
spectively. In particular, (t,w ) ∈ B indicates that thread
t is currently blocked on the predicate of w . In contrast,
(t,w ) ∈ N indicates that thread t should be woken up to
recheck the predicate of w . The meaning of the judgment
(σ ,τ ,B,N ) −→ (σ ′,τ ′,B ′,N ′) is that executing the first
event e in τ under σ ,B, and N yields a new state σ ′ as
well as a new set of blocked and notified threads B ′ and N ′
respectively. We now explain the transition relations from
Figure 4 in more detail.
According to rules (1a) and (1b), an event e of the form
(t,w, false) is only feasible when (σ , t) ̸ |= Guard(w ) (i.e.,
the predicate of w evaluates to false). If e = (t,w ) was not
previously in the blocked thread set B, rule (1a) adds e to B.
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Events(B,p) = {(t ,w ) | (t ,w ) ∈ B ∧ Guard(w ) = p}
GetSignals(w,σ ,B) = {(t ′,w ′) | (p, c ) ∈ Signals(w ) ∧ (t ′,w ′) = min(Events(B,p)) ∧ (c = ✓ ∨ (σ , t ′) |= p)}
GetBroadcasts(w,σ ,B) = {(t ′,w ′) | (p, c ) ∈ Broadcasts(w ) ∧ (t ′,w ′) ∈ Events(B,p) ∧ (c = ✓ ∨ (σ , t ′) |= p)}
Figure 6. Auxiliary functions used in Figure 5
If e was already inB, then e is only feasible if e was “notified"
by the system (i.e., e ∈ N in rule (1b)).
The next two rules (2a) and (2b) state that an event e =
(t,w, true) is only feasible when (σ , t) |= Guard(w ) (i.e., the
predicate of w evaluates to true). Both rules execute the
body ofw to obtain a new monitor state σ ′. Now, since the
execution ofw may cause the predicates of blocked threads to
become true,N ′ contains all (t,w ) pairs that were previously
in B and whose predicates evaluate to true under σ ′.
3.3 Target Language
Our target language is very similar to the source language
from Figure 3, except that the body of waituntil statements
contain explicit signals. In particular, a waituntil construct
in the target language looks as follows:
waituntil(p){ s; signal(S1); broadcast(S2) }
Here, S1 and S2 are sets of pairs (p, c ) where p is a predi-
cate and c ∈ {?,✓}. The informal semantics of signal and
broadcast are as follows: If (p,✓) is in S1, then the system
will notify (i.e., wake up) a single thread blocked on predi-
cate p. In contrast, if (p,✓) ∈ S2, then the system notifies all
threads blocked onp. On the other hand, if (p, ?) is in S1 (resp.
S2), then p will be evaluated at run-time, and, if p evaluates
to true, then one thread (resp. all threads) blocked on p will
be notified. Given a waituntil statement in the target lan-
guage, we write Signals(w ) to indicate S1 and Broadcasts(w )
to represent S2.
We also describe the formal semantics of explicit-signal
monitors in terms of monitor traces, where the definitions
of trace, event, and well-formedness remain the same as in
Section 3.2. However, the concept of feasibility is defined
with respect to a different transition relation =⇒, shown in
Figure 5. In particular, we say that an explicit-signal monitor
trace τ is feasible if (a) it is syntactically well-formed, and (b)
(σ ,τ , ∅, ∅) =⇒∗ (σ ′, ϵ, _, _) where =⇒∗ denotes the reflexive
transitive closure of the transition relation =⇒ from Figure 5.
The transition relation =⇒ is defined similarly as −→ ex-
cept for events of the form (t,w, true). In contrast to implicit
signal monitors which wake up all threads whose predicates
have become true, explicit-signal monitors decide which
threads to notify based on Signals(w ) and Broadcasts(w ).
In particular, rules (2a) and (2b) use auxiliary functions
GetSignals and GetBroadcasts (defined in Figure 6) to de-
cide which threads to add to the notification set N . If
(p, c ) ∈ Signals(w ), then we notify a single event (t ′,w ′) ∈ B
such that the predicate of w ′ is p. If c = ?, we additionally
check that p evaluates to true under σ ′ before adding (t ′,w ′)
to the notification set. The function GetBroadcasts is defined
similarly except that it notifies all threads blocked on the
specified predicate rather than a single one.
3.4 Equivalence
We are now ready to define what it means for an implicit-
signal monitorM from the source language and an explicit-
signal monitorM ′ from the target language to be equivalent.
Towards this goal, we first define a normal form for traces:
Definition 3.3. (Normalization) Let τ be an implicit-
signal monitor trace.We say that τ is normalized with respect
to monitor state σ if we can derive (σ ,τ , ∅, ∅) −→∗ (σ , ϵ, _, _)
without using rule (1b) from Figure 4 in the derivation.
Since rule (1b) corresponds to a spurious notification, a
trace is normalized if threads are woken up only when their
predicates evaluate to true. Observe that we can always find
a normalized feasible trace for any feasible trace by changing
the order in which threads are woken up.3
Definition 3.4. (Equivalence) LetM,M ′ be implicit- and
explicit-signal monitors respectively. We say that M and
M ′ are semantically equivalent, written M ∼ M ′, iff for all
monitor states σ and all well-formed traces τ , the following
two conditions are satisfied:
1. If (σ ,τ , ∅, ∅) =⇒∗ (σ ′, ϵ, _, _), then it is also the case
that (σ ,τ , ∅, ∅) −→∗ (σ ′, ϵ, _, _).
2. If (σ ,τ , ∅, ∅) −→∗ (σ ′, ϵ, _, _) and τ is normalized with
respect to σ , then (σ ,τ , ∅, ∅) =⇒∗ (σ ′, ϵ, _, _).
Here, the first condition states that any feasible trace of the
explicit-signal monitorM ′ must also be a feasible trace of its
implicit versionM . However, in general, we cannot expect
the converse of this statement to hold: Since the explicit-
signal monitor may be more efficient than its implicit-signal
counterpart, we cannot require that all feasible traces ofM
to be also feasible in the explicit-monitor case. Thus, the
second condition states that any normalized feasible trace of
M should also be feasible inM ′.
4 Signal Placement Algorithm
In this section, we describe our algorithm for automatically
transforming an implicit-signal monitorM in the source lan-
guage to an explicit-signal monitorM ′ in the target language.
Our algorithm ensures thatM andM ′ are equivalent in the
sense of Definition 3.4 and also tries to minimize the num-
ber of spurious wake-ups and conditional signals inM ′. We
3Recall that our notion of feasibility does not require the sets B, N to
be empty. In particular, a trace τ is feasible under σ if (σ , τ , ∅, ∅) −→∗
(σ ′, ϵ, B, N ) for any B and N . Therefore, a notification that would have
been eliminated by rule (1b) can just be ignored indefinitely, i.e., remain in
the N set without affecting other transitions.
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Algorithm 1 Signal Placement Algorithm
1: function PlaceSignals(M , I )
2: input: M , an implicit signal monitor
3: input: I , a monitor invariant
4: output: M ′, an explicit signal monitor
5: Σ← [w 7→ ∅ | w ∈ CCRs (M )]
6: for (w,p) ∈ CCRs (M ) × Guards(M ) do
7: if ⊢ {I ∧ Guard(w ) ∧ ¬p} Body(w ) {¬p} :
8: continue;
9: if ⊢ {I ∧ Guard(w ) ∧ ¬p} Body(w ){p} :
10: cond ← ✓
11: else
12: cond ← ?
13: if ∀(p, s ′) ∈ CCRs (M ). ⊢ {I ∧ p} s ′{¬p} :
14: bcast ← false
15: else
16: bcast ← true
17: Σ(w ) ← Σ(w ) ∪ {(p, cond,bcast )}
18: return Instrument(M, Σ)
start with a basic version of the algorithm and then describe
extensions and improvements later in this section.
4.1 Basic Algorithm
Our basic signal placement algorithm is shown in Algo-
rithm 1. The PlaceSignals algorithm takes as input an
implicit-signal monitor M as well as a monitor invariant
I , which is an assertion that holds every time a thread enters
and exits the monitor. Since automated inference of monitor
invariants is described in the next section, we will assume
that an oracle provides them for the time being. In this sec-
tion, we further assume that guards used in waituntil state-
ments do not contain thread-local variables. Given such an
implicit-signal monitor M and its invariant I , PlaceSignals
returns an explicit-signal monitorM ′ such thatM ∼ M ′.
The algorithm maintains a mapping from each conditional
critical region (CCR) (i.e., waituntil statement)w inM to a
set of notifications that should be performed after execut-
ingw and before exiting the monitor. The algorithm repre-
sents these notification as triples of the form (p, cond,bcast ),
where p is a predicate, cond ∈ {?,✓} indicates whether the
notification is conditional or unconditional, and bcast is
a boolean indicating whether it is necessary to notify all
threads blocked on p as opposed to a single one. Once the
algorithm computes this mapping Σ, it instruments the origi-
nal implicit-signal monitor M as shown in Figure 7 to obtain
an explicit-signal monitorM ′.
The key part of the PlaceSignals algorithm is the loop
in lines 6–17. For each conditional critical region w and
predicate p used in the monitor, the algorithm first decides
whetherw may need to notify threads blocked on predicate
p. This decision is made based on the provability of the
w = waituntil(p ′){s}
S1 = {(p, c ) | (p, c, false) ∈ Σ(w )}
S2 = {(p, c ) | (p, c, true) ∈ Σ(w )}
s ′ = signal(S1); broadcast(S2)
Σ ⊢ w { waituntil(p ′){s; s ′}
Σ ⊢ w1 { w ′1 . . . Σ ⊢ wn { w ′n
Σ ⊢ w1; . . . ;wn { w ′1; . . . ;w ′n
Figure 7. Performing instrumentation
following Hoare triple:
{I ∧ Guard(w ) ∧ ¬p} Body(w ) {¬p}
Essentially, this triple says that executing the body ofw in a
state in which ¬p holds ensures that predicate p continues to
remain false. Hence, any thread t blocked on p will remain
blocked after executing w , so there is no need to notify t .
Observe that the precondition of the Hoare triples also as-
sumes I ∧ Guard(w ) because (a) Guard(w ) is a prerequisite
for executing the body ofw and, (b) by definition of monitor
invariant, I must hold before executing the body of any CCR.
Next, lines 9–12 determinewhether the notification should
be conditional or not. Recall that a conditional notification for
predicatep checks whetherp evaluates to true before waking
up threads blocked on p. While conditional notifications
prevent spurious wake-ups, it is desirable to avoid evaluating
p at run-time if p is guaranteed to hold after executing w .
Thus, line 9 checks the validity of the following Hoare triple:
{I ∧ Guard(w ) ∧ ¬p} Body(w ) {p}
In other words, assuming we execute w in a state where a
thread is blocked on p, the execution of Body(w ) results in a
state where p is true. Thus, there is no need to evaluate p at
run time before signaling threads blocked on p.
The last part of Algorithm 1 (lines 13–16) determines
whether we should notify all threads blocked on predicate
p. Suppose there are n threads T = {t1, . . . , tn } blocked on
p, and suppose that an arbitrary thread ti gets unblocked. If
executing ti is guaranteed to result in a state where predi-
cate p is false, then it is not necessary to notify any of the
remaining threads T \{ti }. Thus, the algorithm checks the
following Hoare triple for all CCRsw ′ with guard p:
{I ∧ p} Body(w ′) {¬p}
If this Hoare triple holds for all CCRs with guard p, then it
is safe to signal rather than broadcast.
Theorem 4.1. 4 Let PlaceSiдnals (M, I ) = M ′. If I is a correct
monitor invariant and guards of CCRs in M do not contain
thread-local variables, then M ∼ M ′.
4The proofs of all theorems are in the appendix.
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4.2 Handling Thread-Local Variables
To simplify presentation, our algorithm from Section 4.1
assumes that guards of CCRs in the input monitor do not
contain thread-local variables. However, if the input monitor
M does not satisfy this assumption, the explicit-signal moni-
tor M ′ generated by Algorithm 1 may not be equivalent to
M . We illustrate the problem using the following example:
Example 4.2. Consider the following monitor:
monitor M {
int y=0;
m1(int x) {waituntil(x < y) {x = y+1;} }
m2() { y = y+2; } }
Suppose we have threads t1, t2, t3, where t1, t2 are blocked
in m1, and t3 is executing m2, after which the value of y
becomes 2. Further, suppose that the value of the thread-
local variable x is 0 for t1 and 1 for t2. Since the predicate
x < y has become true for both t1, t2 and executing t1 does
not change the value of the predicate in t2 (and vice versa), t3
should notify both threads. Thus, the explicit-signal monitor
should use broadcast instead of signal.
However, recall that Algorithm 1 determines whether m2
should broadcast or signal by checking the validity of {x <
y} x = y + 1 {x ≥ y}. Since this Hoare triple is valid, we
would erroneously conclude that it is safe for m2 to notify a
single thread instead of all threads.
As illustrated by this example, Algorithm 1 is unsound
when guards contain thread-local variables. To remedy this
situation, we need to rename thread-local variables when
checking validity. In particular, recall that PlaceSignals
checks the validity of Hoare triples of the form {P1∧P2} S {Q }
where P1 is an assumption about the currently running
thread, whereas P2 and Q are assumptions/assertions about
some other thread. Since S and P1 may refer to thread-local
variables that are also used in P2 and Q , we need to rename
thread-local variables and check the validity of the following
modified Hoare triple:
{P1 ∧ P2[V ′/V ]} S {Q[V ′/V ]}
whereV = Locals(P2) ∪ Locals(Q ) andV ′ denotes a fresh set
of variables not used elsewhere in P1, P2, S , and Q .5
4.3 Improvement over the Basic Algorithm
In this section, we consider an improvement over Algo-
rithm 1 that aims to further reduce the number of broadcasts
in the synthesized explicit-signal monitor. Recall that Algo-
rithm 1 determines whether a CCR should notify one vs. all
threads blocked on predicate p by checking the validity of
the following Hoare triple for all CCRsw with guard p:
{I ∧ p} Body(w ) {¬p} (1)
In some cases, it is possible to further strengthen the pre-
condition of this Hoare triple. In particular, suppose that the
signaling CCR isw ′ with body s ′ and guard p ′ and suppose
5Another subtlety with local variables is how to signal conditionally. We
discuss evaluation of predicates with local variables in Section 6.
that ϕ is guaranteed to hold after executing s ′. In general, we
cannot assume ϕ in the pre-condition of Equation 1 because
other threads may have invalidated ϕ before the notified
thread has a chance to execute. However, if s commutes with
the body of every other CCR in the monitor, then the monitor
state after executing s for any interleaving is equivalent to
one in which we execute s immediately after s ′. In this case,
we can safely assume that s executes immediately after s ′
since the resulting states are equivalent. This insight allows
us to strengthen the precondition of Equation 1 by using the
post-condition ϕ of the signaling thread.
To make this discussion more precise, let us define a pred-
icate Comm(w,M ) as follows:
Comm(w,M ) ⇔
(
∀w ′ ∈ CCRs (M )\{w }.
Body(w ′);Body(w ) ≡ Body(w );Body(w ′)
)
Essentially, this predicate is true if the body ofw commutes
with every other CCR in the monitor. Now, using this defi-
nition, we can state a weaker sufficient condition for CCR
w to notify one –rather than all– threads blocked on predi-
cate p. In particular, we can change the condition at line 13
of Algorithm 1 to the following weaker one:
∀w ′ = (p, s ′) ∈ CCRs (M ).
(
⊢ {I ∧ p}s ′{¬p} ∨
(Comm(w ′,M )∧ ⊢ {I ∧ Guard(w ) ∧ ¬p}Body(w ); s ′{¬p})
) (2)
The first line of Equation 2 corresponds to the same check
we perform at line 13 in Algorithm 1 to determine whether
it is safe to signal rather than broadcast. However, if this
condition does not hold, we may still be able to prove that
broadcasting is unnecessary as long as s ′ commutes with
every other CCR in the monitor and we can prove that p is
falsified after executing Body(w ); s ′.
The correctness of Equation 2 follows from the following
theorem (and the proof of Theorem 4.1):
Theorem 4.3. Let τ = τ0e be a monitor trace and let τ ′ = eτ0
where e = (t ,w,b). If (σ ,τ ,B,N ) −→∗ (σ ′, ϵ,B ′,N ′) and
Comm(w,M ), thenwe have (σ ,τ ′,B,N ) −→∗ (σ ′, ϵ,B ′,N ′).
Remark. Our discussion in this section assumes non-
preemptive signal semantics [3] where a signaled thread is
not guaranteed to consume the signal immediately. However,
if we assume preemptive signal semantics, we can perform
this optimization more liberally by only checking whether
predicate p is invalidated by the sequential composition of
the segment that produces the signal and Body(w ).
5 Inference of Monitor Invariants
Our signal placement algorithm from Section 4 relies on a
monitor invariant I that holds at the entry and exit of every
CCR. In this section, we describe our method for automati-
cally inferring useful monitor invariants.
Our inference algorithm is property-directed in that it only
infers invariants that are useful for proving the Hoare triples
generated by the signal placement algorithm. Specifically,
8
Algorithm 2Monitor Invariant Inference
1: function InferMonitorInv(M , Θ)
2: input: M , an implicit signal monitor
3: input: Θ, set of Hoare triples of the form {P } s {Q }
4: output: I , a monitor invariant
5: Φ← ∅
6: for {P } s {Q } ∈ Θ do
7: Φ← Φ ∪ abduce (P , wp(s,Q ))
8: do
9: numPreds ← |Φ|
10: forψ ∈ Φ do
11: if ⊬ {true} Ctr (M ) {ψ } :
12: Φ← Φ \ {ψ }
13: continue;
14: I ← ∧
ψi ∈Φ
ψi
15: if ∃w ∈ CCRs (M ). ⊬ {I ∧ Guard(w )} Body(w ) {ψ } :
16: Φ← Φ \ {ψ }
17: while numPreds , |Φ|
18: return I
our inference engine uses abductive reasoning [16] to auto-
matically infer predicates that are useful for proving a given
set of Hoare triples. Given a universe of predicates Φ gener-
ated using abduction, it then infers the strongest conjunctive
monitor invariant over predicates in Φ. Therefore, our invari-
ant inference engine can be viewed as marrying the power
of abductive reasoning with predicate abstraction [21, 37].
The advantage of this approach is two-fold: First, rather than
relying on a hard-coded universe of predicate templates, our
algorithm infers useful predicates automatically using abduc-
tion. Second, because the predicates inferred using abduction
can involve disjunctions, the monitor invariants synthesized
by our algorithm are not restricted to pure conjunctions.
With this intution in mind, we now explain our Infer-
MonitorInv procedure from Algorithm 2 in more detail.
This procedure takes two inputs, namely, an implicit-signal
monitorM and a set Θ of Hoare triples of the form {P } s {Q }.
Note that Θ simply corresponds to the set of Hoare triples
generated by Algorithm 1, but with I set to true. The return
value of InferMonitorInv is a formula I representing a
valid monitor invariant of M .
Conceptually, the InferMonitorInv procedure operates
in two phases. The first phase (lines 5–7) generates a universe
Φ of candidate predicates, and the second phase (lines 8–
17) performs fixed-point computation to infer the strongest
conjunctive monitor invariant I over predicates in Φ.
In the first phase of the algorithm, we iterate over all
Hoare triples {P } s {Q } in Θ and look for a strengtheningψ
of the precondition such that the Hoare triple {P ∧ψ } s {Q }
becomes valid. Because the correctness of the Hoare triple
{P } s {Q } boils down to checking the validity of the formula
P ⇒ wp(s,Q ), we can find a suitable strengthening of P by
solving the following abductive reasoning problem:
Findψ such that :
(1) P ∧ψ |= wp(s,Q ) (2) P ∧ψ ̸ |= false (3)
Here condition (1) states that {P ∧ψ } s {Q } is a valid Hoare
triple, and (2) states that the speculated invariantψ is con-
sistent with precondition P . Since abductive reasoning is a
well-studied problem, we use the abduce procedure described
in prior work [16] to automatically infer candidate strength-
eningsψ . Also, note that a call to abduce at line 7 may yield
multiple predicatesψ1, . . . ,ψn , all of which constitute valid
solutions for Equation 3.
Since the predicates Φ generated using abduction in lines
5–7 are merely candidate invariants, the next phase of the
algorithm performs a fixed-point computation in which we
drop every ψ ∈ Φ that is not a monitor invariant. Specif-
ically, for each predicate ψ in Φ, we check whether (a) it
holds initially (lines 11–13) and (b) whether it is preserved
by each CCR in the monitor (lines 15–16). To determine
whetherψ holds initially, we check the validity of the Hoare
triple {true} Ctr (M ) {ψ }, where Ctr (M ) denotes the con-
structor of M .6 If this Hoare triple is not valid, we simply
drop ψ from set Φ. Next, to determine whether ψ is pre-
served by CCRw , we check the validity of the Hoare triple
{I ∧ Guard(w )} Body(w ) {ψ }, where I denotes the conjunc-
tion of all predicates in Φ. If this triple is invalid for any CCR
in M , we again dropψ from the set Φ. We then repeate this
process until I satisfies both the initiation and consecution
requirements. It is easy to see that formula I returned by
InferMonitorInv constitutes a valid monitor invariant.
6 Implementation
We have implemented our proposed method in a tool called
Expresso. Our implementation leverages the Soot pro-
gram analysis infrastructure [46] and invokes the Z3 SMT
solver [12] for checking logical validity. In what follows, we
discuss some important design choices that are not addressed
in previous sections.
Generating Java code. While the target language (IR) pre-
sented in Section 3.3 is convenient for describing our trans-
formation, it does not yield valid Java code. Our implemen-
tation converts programs in this IR to valid Java code in the
following manner. First, we associate a condition variable
with the guard of every waituntil statement. Now, given a
waituntil statementw with associated guard p, body s , and
condition variable c , we then generate the following code7:
while(!p) {c.await();}; s
Furthermore, for each (pi , ?) ∈ Signals(w ), we generate the
code if(pi ) ci .signal(), and for (pi ,✓) ∈ Signals(w ), we
emit ci .signal(). For each (pi , _) ∈ Broadcasts(w ), we gener-
ate the same code where signal is replaced with signalAll.
6For simplicity, we assume a single constructor; if there are multiple ones,
this triple needs to be checked for all constructors.
7Note that our implementation uses the ReentrantLock class.
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Instrumentation for predicates with local variables. To
support conditional signaling for predicates with local vari-
ables, Expresso augments the monitor code with a data
structure that tracks the values of local variables for any
thread that is blocked on a predicate p. The code generated
by Expresso then uses this data structure to check whether
p actually evaluates to true at program points that require
conditional signaling for p.
Lazy broadcasts. Expresso provides an option for perform-
ing broadcasts lazily. Consider a waituntil statementw such
that (p, _) ∈ Broadcasts(w ). Rather than emitting the code
c.signalAll() after the body of w , “lazy broadcast" noti-
fies a single thread t blocked on p and ensures that t noti-
fies all other threads by adding the instrumentation if(p)
c.signal() after every waituntil statement with guard p. In
our implementation, we enable this option by default to
minimize context switches.
Discharging Hoare triples. Expresso discharges any
Hoare triple {P } s {Q } by computing the weakest precon-
dition of Q with respect to s and perfoming a validity check.
Since s can contain pointers, Expresso uses the points-to in-
formation provided byDoop [6] to produce a whole-program
model of the heap. In particular, given a store statement
v . f = e , Expresso generates additional statements of the
form if(v = xi ) xi . f = e where xi is a potential alias of v .
7 Evaluation
We evaluate Expresso by performing experiments that are
designed to answer the following research questions:
• How does the code generated by Expresso compare
against hand-written explicit-signal code?
• How does our solution compare against run-time systems
that provide support for implicit signals?
• How long does Expresso take to generate code?
Benchmarks. The benchmarks used in our evaluation come
from two different sources, namely all AutoSynch bench-
marks from [30] and monitors collected from popular open-
source projects from Github. We collected the Github bench-
marks by writing a crawler that identifies potential moni-
tors in Java programs using keywords such as wait, signal,
notify etc. We then manually inspected these results in de-
creasing order of Github ranking (a mix of stars and forks)
and identified self-contained modules (i.e., monitors) that
encapsulate shared state. This process requires manual effort
because we need to isolate the monitor code and insert it in
a stress-testing harness.
Performance evaluation methodology. We evaluate per-
formance using the same methodology used for evaluating
AutoSynch in [30]. Specifically, we use saturation tests [8]
in which threads only access the monitor and perform no
extra work outside of the monitor. This set-up allows us
to stress-test the monitor code and meaningfully compare
our solution with run-time solutions and near-optimal hand-
written code (from the original AutoSynch benchmarks or
from the GitHub project).
We performmeasurements using the JMH framework [44],
which is a benchmarking tool for rigorous measurement in
JVM-based languages. All measurements are conducted on a
16-way (8 core x 2 SMT) Intel Xeon CPU E5-2640 v3 2.60GHz
with 132 GB of memory using JDK 1.8.0_101-b13.
Performance results. The results of our performance eval-
uation are presented in Figures 8 and 9. Specifically, Fig-
ure 8 shows the results for the AutoSynch benchmarks, aug-
mented with the readers-writers example of Section 2. Fig-
ure 9 presents results for monitors found in popular GitHub
projects. Each graph plots the average time (in milliseconds)
per monitor operation (e.g., enterReader) against the number
of threads.
In virtually all cases, the performance of Expresso-
generated code is very close to hand-written explicit-signal
code. The only significant differences are in the “H2OBarrier”
benchmark under low concurrency and “Dining Philoso-
phers” under high concurrency. In the latter, the explicit
signalling code has knowledge of the problem structure it-
self, so it avoids all wakeups that do not lead to progress.
Comparing to AutoSynch, Expresso outperforms it by
1.56x on average over all benchmarks. Expresso significantly
outperforms AutoSynch for about half the benchmarks of
Figure 8, which are chosen or written by the AutoSynch
authors themselves. On a few occasions, AutoSynch slightly
outperforms Expresso-generated code. As we discuss in
Section 8, AutoSynch offers dynamic structures for quick
inequality comparisons between shared variables and local
values (which are captured as constants while the thread
is waiting). This custom optimization can also be added to
Expresso but the emphasis of our work has been on statically
eliminating unnecessary signalling, rather than minimizing
the overhead of dynamic checks.
The monitors found in GitHub projects (Figure 9) are more
representative of synchronization patterns in-the-wild. Ex-
presso performs very well on these benchmarks, match-
ing hand-optimized code and significantly outperforming
AutoSynch: by 1.62x on average, and up to 2.5x on a high-
concurrency setting with 128 threads.
Upon closer inspection of these benchmarks, we observe
that the symbolic reasoning needed to achieve the results
from Figure 9 is far from trivial. As a simple example, “Con-
currencyThrottle” from the Spring framework has a waiting
condition threadCount < threadLimit triggered by the state-
ment threadCount-- in the monitor exit operation. In order
to avoid broadcasts, Expresso needs to infer a monitor invari-
ant that allows it to establish that whenever a thread enters
the monitor, the waiting condition has to become true again
due to a threadCount++ operation. Because these increment
and decrement operations are distant, symbolic reasoning
has to model the semantics of all intervening program state-
ments and establish that the operations commute. This kind
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Figure 8. Performance over AutoSynch benchmarks and readers-writers example.
of reasoning is necessary for Expresso to achieve the perfor-
mance results from Figure 9 in all benchmarks. Furthermore,
the inferred monitor invariants are often intricate—for in-
stance, the “AsyncDispatch” invariant (shown in Appendix
D) from the Gradle codebase has 22 sub-terms (12 equali-
ty/inequality comparisons and arithmetic operations and 10
logical connectives).
To summarize, these results demonstrate the plausibility of
a practical and efficient implementation for implicit-signal
monitors. In particular, the code generated by Expresso
is comparable to hand-written code even for saturation
tests that stress-test the monitor. Furthermore, Expresso’s
implicit-signal monitor implementation consistently outper-
forms AutoSynch onmonitors extacted from real-world code-
bases such as Spring framework, Gradle, ExoPlayer, green-
DAO, etc.
Analysis time. Table 1 shows the time that Expresso takes
to synthesize the explicit-signal code from its corresponding
implicit-signal version for each benchmark. In most cases,
the symbolic reasoning time is in the order of a few seconds.
The only exception is the largest benchmark, AsyncDispatch,
whose compilation takes 28.3 seconds. This example takes
longer to analyze because some of the predicates depend on
Java library operations that Expresso also needs to analyze.
Overall, these results demonstrate that Expresso is practical
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Figure 9. Performance over monitor code in popular GitHub projects.
and that it generates code whose performance is comparable
to hand-written code in virtually all cases.
Generated code. We also assessed the quality of the code
generated by Expresso by manually inspecting the syn-
thesized explicit-signal monitors. For most benchmarks ob-
tained from Github projects, we found that the code gener-
ated by Expresso is very similar to hand-written code. In the
case of the AutoSynch benchmarks, however, we found some
examples (e.g., Dining Philosophers) where the Expresso-
generated code differs significantly from hand-written code.
For these benchmarks, manually-written code leverages dy-
namic data structures to achieve optimal signaling, whereas
Expresso uses the fixed strategy described in Section 6 for
handling predicates with local variables.
8 Related Work
Our implicit-signal monitors have several relatives in the
literature. We discuss representative past work, in loose the-
matic groupings of decreasing affinity with our work.
Language designs and run-time support for concur-
rency. There is a very rich literature on language support
for concurrency, dating back to the early 1960s [3]. Dijkstra
originally proposed the concept of semaphores to provide a
friendlier and more efficient programming abstraction than
the busy-wait design [15]. In later work, Hoare proposed the
concept of conditional critical regions (CCR) [27], which over-
come some of the difficulties associated with semaphores by
providing a more structured notation for specifying synchro-
nization. In particular, every shared variable in a CCR must
belong to a resource, and variables in a resource can only
be accessed within so-called region statements of the form
region r when B→ S, where B is a guard and S is a statement.
Concurrently to the introduction of CCRs, Dijkstra proposed
the notion of monitors, which provide more structure than
conditional critical regions and can be implemented as effi-
ciently as semaphores [14]. To this day, monitors remain a
Benchmark Time (sec.)
BoundedBuffer 2.5
H2OBarrier 2.3
Sleeping Barber 1.6
Round Robin 1.2
Ticketed Readers-Writers 3.8
Param. Bounded Buffer 2.5
Dining Philosophers 5.4
Readers-Writers 1.5
ConcurrencyThrottle 1.0
PendingPostQueue 0.5
AsyncDispatch 28.3
SimpleBlockingDeployment 0.4
SimpleDecoder 10.7
AsyncOperationExecutor 2.1
Table 1. Compilation time for benchmarks.
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popular concurrent programming paradigm, and the “moni-
tor pattern” is widely used in many programming languages,
including Java and C++.
Even though early proposals for monitors advocate an
implicit signaling mechanism [3, 4], most modern monitor
implementations use explicit signaling due to performance
considerations. More recent work in this area aim to popu-
larize implicit signal monitors by providing a more efficient
implementation [8, 30]. For example, the recent AutoSynch
work [30] attempts to improve the efficiency of automatic
signaling through a combination of efficient dynamic in-
dexing and simple static analysis. AutoSynch offers sophis-
ticated handling of local state in a thread. If threads wait
on conditions based on standard equality/inequality pat-
terns over local variables, the system dynamically snapshots
the values of local variables and treats them as run-time
constants—the variable values cannot have changed while
the thread is waiting. As a result, the predicates have a stan-
dard structure of comparisons with constants. The efficient
notification algorithm then works much like database index-
ing: it computes, given which shared values changed, what
waiting predicates could possibly have been affected. Our ap-
proach is distinguished by its use of reasoning techniques for
statically inferring when a condition must,may-not, or may
have become true. In order to do so, our technique needs to
take into consideration several issues that are not addressed
by previous work, e.g., handling of memory aliases, inter-
procedural reasoning, etc. As shown in the evaluation, our
method significantly outperforms the AutoSynch solution
on many benchmarks and is comparable to hand-written
code for most examples.
Transactional memoory. CCRs have been recently reified
in several language designs, such as that of Harris and
Frasier [24]. Such designs can be viewed as special cases
of transactional memory (TM) [25], which has attracted enor-
mous attention in the literature, as an alternative of lock-
based synchronization [38].
Our implicit-signal monitors are both less and more am-
bitious than transactional memory techniques, in different
respects. Monitors do not attempt to automate-away lock-
based synchronization: we explicitly require the programmer
to declare different resources together with their synchro-
nization policy. Concretely, each monitor can be thought of
as a single lock, whereas transactional memory techniques
do away with distinctions between locks in favor of a sin-
gle atomic construct. The same essential feature is kept
in Harris and Frasier’s conditional critical regions [24]: al-
though atomic statements can have a condition associated
with them, their code blocks are guaranteed to execute with
atomic semantics, relative to any other atomic block, under
whichever condition. Therefore, implicit-signal monitors are
inherently lower-level than TM approaches, requiring more
care on behalf of the programmer, but also imposing no over-
head for maintaining atomic semantics. At the same time,
our implicit-signal monitors are more ambitious on the im-
plementation side. Static reasoning over abstract conditions
results in the removal of extraneous signaling overheads,
enabling high-performance execution.
Automation of synchronization. Static analysis has been
applied to the optimization of synchronization primitives
in the past, mostly in the context of auto-locking or lock-
inference techniques [11, 20, 26, 34, 41]. The language model
these techniques implement is much closer to transactional
memory than implicit-signal monitors: the analysis attempts
to infer which locks protect which shared data, as well as
which data are not thread-shared. Furthermore, these static
analyses typically produce a whole-programmodel of shared
data and do not reason over symbolic conditions, as in our
approach. Techniques that infer synchronization given spec-
ifications and abstractions [10, 19, 47] often use similar rea-
soning techniques as our approach (e.g., SMT solvers), but
start from much more abstract input and place an empha-
sis on correctness, not on approaching hand-written code
performance. Similar comments apply to approaches that
synthesize synchronization actions, given abstract models of
program behavior, using control theory techniques [35, 48].
Program analysis for concurrency. A major application
of static analysis in the domain of concurrency has been in
guaranteeing safety or finding bugs. There are techniques
for ensuring safe programming using advanced typing [5],
analyses for static race detection [43], approaches to concur-
rency bug fixing [31], tools that flag suspicious concurrency
patterns [29, 49], andmuchmore. Additionally, dynamic tech-
niques for concurrency bug detection [1, 13, 33, 40, 45] often
benefit from symbolic reasoning, especially in approaches
inspired by model checking or symbolic execution tech-
niques [32, 36, 42]. Such past work is only superficially re-
lated to ours, since the aims, programming abstractions, and
analysis techniques used are quite different.
Abductive reasoning in programanalysis. Our proposed
approach uses abductive reasoning for automatically infer-
ring monitor invariants. The use of abduction in program
analysis is quite common, especially in the context of mod-
ular analysis [2, 9, 18], loop invariant generation [17], and
specification inference [2, 50]. However, our use of abductive
reasoning differs from prior work in that we use abduction
to generate candidate predicates over which we synthesize
monitor invariants using predicate abstraction.
9 Limitations
While this paper takes a first step towards synthesizing effi-
cient explicit-signal implementations of implicit-signal mon-
itors, it makes several assumptions that allow the proposed
approach to be practical. First, we assume that predicates
appearing in waituntil statements are expressible in some
first-order theory (e.g., linear arithmetic). Hence, if the pred-
icate corresponds to the result of a complicated function
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containing loops or recursion, our approach must be con-
servative and potentially broadcast at the end of every CCR.
However, we believe that such cases are are in practice, allow-
ing Expresso to generate efficient code for monitors taken
from real-world applications.
Second, our approach assumes that monitors do not con-
tain nested waituntil statements and that calls that occur
inside the body of a monitor method are closed calls [3],
meaning that they do not release access to the monitor. We
believe that the latter assumption is quite realistic, since
most modern implementations of monitor-like constructs
also assume closed-call semantics. On the other hand, han-
dling nested waituntil statements is an interesting direction
for future work. In particular, we plan to investigate how
to leverage more sophisticated forms of symbolic reasoning
to analyze implicit-signal monitors with nested waituntil
statements.
10 Conclusion
We have presented a new technique for automatic signalling
in concurrent programs. Our method statically analyzes an
implicit-signal monitor implementation to determine where
signaling is necessary and automatically generates its corre-
sponding explicit-signal version. Our method employs sym-
bolic reasoning to avoid unnecessary context switches and
run-time evaluation of predicates. We have implemented the
proposed algorithm in a tool called Expresso and evaluate it
on 14 benchmarks. Our evaluation shows that the code gen-
erated by Expresso is very similar to hand-written code and
that it significantly outperforms a state-of-the-art run-time
solution in most cases.
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Appendix A: Well-formedness of Monitor
Trace
In this section, we formalize what it means for a monitor
trace τ to be syntactically well-formed. Towards this goal,
we first define the projection of a trace τ onto a thread t,
denoted as τ ↓ t.
Definition 10.1. The projection of trace τ onto thread t,
denoted τ ↓ t, is defined as follows:
(t ′,w, true) ↓ t = [w] if t ′ = t
(t ′,w,b) ↓ t = nil if t ′ , t or b = false
e :: τ ↓ t = (e ↓ t) :: (τ ↓ t)
Definition 10.2. We say that τ ↓ t is well-formed if τ ↓ t =
[S1, . . . , Sn , Sn+1], each Si where i ∈ [1,n] corresponds to
the body of some method, and Sn+1 is a prefix of the body of
some method.
Using these definitions, we can now define syntactic well-
formedness of monitor traces as follows:
Definition 10.3. We say that a monitor trace τ is syntacti-
cally well-formed if the following conditions are satisfied:
1. For every thread t, τ ↓ t = S1; . . . ; Sn ; Sn+1 is well-
formed
2. If τ [i] = (t ,w, true) and τ [i + 1] = (t ′,w ′,b), then
either w is the last statement in its method or t ′ = t
andw ′ is the successor ofw .
Appendix B: Soundness Proof
In this section, we prove the soundness of the PlaceSignal
algorithm. The proof of Theorem 4.1 follows immediately
from Lemmas 10.4 and 10.5.
In the remainder of this section, we use the term event to
also refer to pairs (t,w ) without the corresponding boolean.
We refer to t as thread(e) and, ifw = (p, s ), we refer to p as
pred(e). Given two setsN ,N ′, we will assume that the total
order relation ≺ on events is defined in a way that respects
the property N ′ ⊆ N ⇒ min(N ) = min(N ′).
Furthermore, for the rest of the section it is useful to keep
in mind that the source language maintains the following
invariant:
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Invariant If (σ0,τ , ∅, ∅) −→∗ (σ , _,B,N ), then:
• If (t,w ) ∈ N , then we have (t,w ) ∈ B.
• If (t,w ) ∈ B and (σ , t ) |= Guard(w ), then (t,w ) ∈ N .
Lemma 10.4. Let M ′ = PlaceSiдnals (M, I ). If I is a cor-
rect monitor invariant, then for all monitor states σ and
all well-formed traces τ , if (σ ,τ , ∅, ∅) =⇒∗ (σ ′, ϵ, _, _) then
(σ ,τ , ∅, ∅) −→∗ (σ ′, ϵ, _, _).
Proof. Follows from Lemma 10.8. □
Lemma 10.5. Let M ′ = PlaceSiдnals (M, I ). If I is a cor-
rect monitor invariant, then for all monitor states σ and all
well-formed traces τ . If (σ ,τ , ∅, ∅) −→∗ (σ ′, ϵ, _, _) and τ is
normalized with respect to σ , then (σ ,τ , ∅, ∅) =⇒∗ (σ ′, ϵ, _, _).
Proof. Follows from Lemma 10.9. □
Definition 10.6. (Invalidation). Let e = (w, t) be a mon-
itor event where w = (p, s ), t be a thread identifier, and p
a predicate. We write Invalidate(e, t ′,p ′), if, for any state σ
such that ⟨s, t,σ ⟩ ⇓ σ ′, we have (σ ′, t ′) ̸ |= p ′.
Definition 10.7. (Agreement). We say that (σ ,B,N )
agrees with (σ ,B ′,N ′), written (σ ,B,N ) ∼ (σ ,B ′,N )′ if
the following conditions are satisfied:
1. B = B ′
2. N ⊇ N ′
3. If e ∈ (N −N ′), then either
a. (σ , thread(e)) ̸ |= pred(e), or
b. ∃e ′ ∈ N ′. e ′ ≺ e ∧ pred(e ) = pred(e ′)
∧ Invalidate(e ′, thread(e ), pred(e ))
Lemma 10.8. If (σ ,B,N ) ∼ (σ ,B ′,N ′) and
(σ ,τ ,B ′,N ′) =⇒ (σ ′,τ ′,B1,N1)
then we have
(σ ,τ ,B,N ) −→ (σ ′,τ ′,B2,N2)
and (σ ′,B1,N1) ∼ (σ ′,B2,N2).
Proof. The proof is by induction on τ .
• Base case 1a: τ = e = (t ,w, false) and (t ,w ) < B ′. In this
case, we have (σ , t ) ̸ |= Guard(w ) and (σ , e,B ′,N ′) =⇒
(σ , ϵ,B ′ ∪ {e},N ′). Since B = B ′, we have (t ,w ) < B.
Thus, we also have (σ , e,B ′,N ) −→ (σ , ϵ,B ′ ∪ {e},N ).
SinceN ,N ′ satisfy conditions (2) and (3) of the agreement
definition and the state σ has not changed,N ,N ′ continue
to satisfy conditions (2) and (3). Thus, we have (σ ,B ′ ∪
{e},N ′) ∼ (σ ,B ∪ {e},N ).
• Base case 1b: τ = e = (t ,w, false) and (t ,w ) ∈ N ′. In
this case, we have (σ , e,B ′,N ′) =⇒ (σ , ϵ,B ′,N ′\{e}).
SinceN ⊇ N ′, (t ,w ) ∈ N , we also have (σ , e,B ′,N ) −→
(σ , ϵ,B ′,N\{e}). Since N ,N ′ satisfy conditions (2) and
(3) of the agreement definition and the state σ has not
changed, N ,N ′ continue to satisfy conditions (2) and (3).
Thus, (σ ,B ′,N ′\{e}) ∼ (σ ,B ′,N\{e}).
• Base case 2a: τ = e = (t ,w, true) and e < B ′. In this case,
we have:
e = (t,w, true)
e < B ′ (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N2 = GetSignals(w,σ ′,B)
N3 = GetBroadcasts(w,σ ′,B)
(σ , e,B ′,N ′) =⇒ (σ ′, ϵ,B ′,N ′ ∪ N2 ∪ N3)
Since B = B ′, this implies e < B, thus, we have:
e = (t,w, true)
e < B (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N1 = {(t,w ) | (t,w ) ∈ B, (σ ′, t) |= Guard(w )}
(σ , e,B,N ) −→ (σ ′, ϵ,B,N ∪N1)
Part (a) of the agreement definition trivially holds, since
B = B ′. For part (b), we need to show that N1 ∪ N ⊇
N2 ∪ N3 ∪ N ′. That is, if e∗ ∈ N2 ∪ N3 ∪ N ′, we
also have e∗ ∈ N1 ∪ N . Case 1: Suppose e∗ ∈ N ′. By
agreement, we have e∗ ∈ N , thus part (b) of agreement
holds in this case. Case 2: Suppose e∗ ∈ N2 ∪ N3. This
means (pred(e∗), c ) ∈ P1 ∪ P2 where P1 = Signals(w ) and
P2 = Broadcasts(w ). Case 2a: If c = ?, then e∗ is only added
toN2∪N3 if (σ ′, thread(e∗)) |= pred(e∗). But then, we have
e∗ ∈ N1. Case 2b: If c = ✓, then the PlaceSignals algo-
rithm ensures that ⊢ { I∧¬pred(e∗)}Body(w ){pred(e∗)}. By
correctness of this Hoare triple, we have (σ ′, thread(e∗)) |=
pred(e∗). Thus, e ∈ N1.
For part (c) of the agreement definition, we need to
show that if e∗ ∈ (N ∪ N1)\(N ′ ∪ N2 ∪ N3), then ei-
ther (i) (σ ′, thread(e∗)) ̸ |= pred(e∗), or (ii) ∃e ′ ∈ N2 ∪
N3 ∪ N such that e ′ ≺ e∗ ∧ pred(e ) = pred(e∗) ∧
Invalidate(e ′, thread(e∗), pred(e∗)). We consider two cases:
– Case 1: e∗ ∈ N , but e∗ < N ′∪N2∪N3 (i.e., e∗ < N ′, e∗ <
N2, e∗ < N3). Since e∗ ∈ N −N ′, we have (from agree-
ment) that either (a) (σ , thread(e∗)) ̸ |= pred(e∗), or
(b) ∃e ′ ∈ N ′ such that e ′ ≺ e∗, pred(e ′) = pred(e∗) and
Invalidate(e ′, thread(e∗), pred(e∗)).
∗ Case 1a: (σ , thread(e∗)) ̸ |= pred(e∗). If we also have
(σ ′, thread(e∗)) ̸ |= pred(e∗), then part (c) of agree-
ment definition obviously holds. If (σ ′, thread(e∗)) |=
pred(e∗), then e∗ ∈ N1, and we argue correctness in
Case 2.
∗ Case 1b: (σ , thread(e∗)) ̸ |= pred(e∗) and ∃e ′ ∈ N ′
such that (e ′ ≺ e∗, pred(e ′) = pred(e∗), and
Invalidate(e ′, thread(e∗), pred(e∗)). Since such an e ′ is
also inN ′ ∪N2 ∪N3, part (c) of the agreement defini-
tion is preserved.
– Case 2: e∗ ∈ N1, but e∗ < N ′, e∗ < N2, and e∗ < N3.
There are only two ways in which e∗ ∈ N1 but not in
N2 or N3:
∗ Case 2a: (pred(e∗), c ) < P1∪P2 where P1 = Signals(w )
and P2 ∈ Broadcasts(w ). Using the invariant of the
PlaceSignals algorithm, this can only happen if
⊢ {I ∧ ¬pred(e∗)}Body(w ){¬pred(e∗)}. If pred(e∗) was
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true before executing Body(w ) (i.e., (σ , thread(e∗)) |=
pred(e∗)), then e∗ would also be in N , which implies
it is also inN ′, so this case is not possible. Otherwise,
if (σ , thread(e∗)) ̸ |= pred(e∗), the correctness of the
Hoare triple implies that (σ ′, thread(e∗)) ̸ |= pred(e∗),
which contradicts the fact that e∗ ∈ N1.
∗ Case 2b: (pred(e∗), c ) ∈ P2, but there exists another
e ′ such that (i) e ′ ≺ e∗, and (ii) pred(e∗) = pred(e ).
The only way in which e∗ is added to P2 but not P1 by
the PlaceSignals algorithm is if the following Hoare
triple holds for all waituntil statementsw with guard
pred(e∗):
{I ∧ Guard(w )} Body(w ) {¬Guard(w )}}
Since e ′ has the same guard as pred(e∗), the validity of
theHoare triple implies Invalidate(e ′, thread(e∗), pred(e∗)).
Thus part (c) of the agreement definition again holds.
• Base case 2b: τ = e = (t ,w, true) and e = min(N ′). In
this case, we have:
e = (t,w, true)
e = min(N ′) (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N2 = GetSignals(w,σ ′,B)
N3 = GetBroadcasts(w,σ ′,B)
(σ , e,B,N ′) =⇒ (σ ′, ϵ,B\{e}, (N ′ ∪ N2 ∪ N3)\{e})
Since N ′ ⊆ N , we have min(N ) = min(N ′); hence:
e = (t,w, true)
e = min(N ) (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N1 = {(t,w ) | (t,w ) ∈ B, (σ ′, t) |= Guard(w )}
(σ , e,B,N ) −→ (σ ′, ϵ,B\{e}, (N ∪N1)\{e})
Because the sets N1,N2,N3 are constructed in ex-
actly the same way as Base case 2a, the same ar-
gument also applies in this case. However, we ad-
ditionally need to show that if e∗ ∈ N\N ′, and
pred(e ) = pred(e∗), then (σ ′, thread(e∗)) ̸ |= pred(e∗).
Since e ∈ N ′ and pred(e∗) = pred(e ) and e ≺ e∗, we
have Invalidate(e, thread(e∗), pred(e )). By definition of the
Invalidate predicate, this means that (σ ′, thread(e∗)) ̸ |=
pred(e∗).
• Inductive step: If trace τ contains multiple events, then
we have:
(σ ′, e,B ′,N ′) =⇒ (σ2, ϵ,B2,N2)
(σ ′, e :: τ ,B ′,N ′) =⇒ (σ2,τ ,B2,N2)
and
(σ , e,B,N ) −→ (σ1, ϵ,B1,N1)
(σ , e :: τ ,B,N ) −→ (σ1,τ ,B1,N1)
Using the inductive hypothesis and the assumption
that (σ ′,B ′,N ′) ∼ (σ ,B,N ), we have (σ2,B2,N2) ∼
(σ1,B1,N1).
□
Lemma 10.9. If (σ ,B,N ) ∼ (σ ,B ′,N ′), τ is normalized,
and
(σ ,τ ,B,N ) −→ (σ ′,τ ′,B1,N1)
then we have
(σ ,τ ,B ′,N ′) =⇒ (σ ′,τ ′,B2,N2)
and (σ ′,B1,N1) ∼ (σ ′,B2,N2).
Proof. The proof is by induction on τ .
• Base case 1a: τ = e = (t ,w, false) and (t ,w ) < B. In this
case, we have (σ , t ) ̸ |= Guard(w ) and (σ , e,B ′,N ′) −→
(σ , ϵ,B ′ ∪ {e},N ′). Since B = B ′, we have (t ,w ) < B ′.
Thus, we also have (σ , e,B ′,N ) =⇒ (σ , ϵ,B ′ ∪ {e},N ).
SinceN ,N ′ satisfy conditions (2) and (3) of the agreement
definition and the state σ has not changed,N ,N ′ continue
to satisfy conditions (2) and (3). Thus, we have (σ ,B ′ ∪
{e},N ′) ∼ (σ ,B ∪ {e},N ).
• Base case 1b: τ = e = (t ,w, false) and (t ,w ) ∈ N . We do
not need to consider this case because it contradicts the
assumption that the trace is normalized.
• Base case 2a: τ = e = (t ,w, true) and e < B. In this case,
we have:
e = (t,w, true)
e < B (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N1 = {(t,w ) | (t,w ) ∈ B, (σ ′, t) |= Guard(w )}
(σ , e,B,N ) −→ (σ ′, ϵ,B,N ∪N1)
Since B = B ′, this implies e < B ′, thus, we also have:
e = (t,w, true)
e < B ′ (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N2 = GetSignals(w,σ ′,B)
N3 = GetBroadcasts(w,σ ′,B)
(σ , e,B ′,N ′) =⇒ (σ ′, ϵ,B ′,N ′ ∪ N2 ∪ N3)
Thus, the proof is exactly the same as Base Case 2a of
Lemma 10.8
• Base case 2b: τ = e = (t ,w, true) and e = min(N ). In this
case, we have:
e = (t,w, true)
e = min(N ) (σ , t) |= Guard(w )
⟨Body(w ), t,σ ⟩ ⇓ σ ′
N1 = {(t,w ) | (t,w ) ∈ B, (σ ′, t) |= Guard(w )}
(σ , e,B,N ) −→ (σ ′, ϵ,B\{e}, (N ∪N1)\{e})
The existence of e in N does not guarantee the existence
of e in N ′. We consider two cases, namely (1) e ∈ N ′ and
(2) e < N ′. For case (1), the explicit-signal transitions also
use rule (2b), thus the proof is exactly the same as Case 2b
of the proof of Lemma 10.8.
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We will now argue that case 2 (i.e., e < N ′) is not pos-
sible. Suppose e ∈ N , but not in N ′. Then, by part (c)
of the agreement definition, we have either (i) (σ , t ) ̸ |=
Guard(w ), or ∃e ′ ∈ N ′. e ′ ≺ e ∧ pred(e ) = pred(e ′) ∧
Invalidate(e ′, t , pred(e )). Observe that (i) contradicts the
assumption (σ , t ) |= Guard(w ). For (ii), we have ∃e ′ ∈
N ′. e ′ ≺ e∧pred(e ) = pred(e ′) ∧ Invalidate(e ′, t , pred(e )).
But since N ⊇ N ′, e ′ is also in N and furthermore e ′ ≺ e .
But this contradicts the assumption that e ′ is the minimum
element of N .
• Inductive step: Same as the inductive step of the proof
of Lemma 10.8.
□
Appendix C: Proof of Theorem 4.3
The proof is by induction on the length of τ0. For
the base case, we have τ0 = ϵ , thus τ ′ = τ and
the statement trivially holds. For the inductive step,
we have τ0 = e ′τ1. Suppose (σ , e ′τ1e,B,N ) −→∗
(σ , ϵ,B ′,N ′) where (σ , e ′,B,N ) −→∗ (σ1, ϵ,B1,N1) as
well as (σ1,τ1e,B1,N1) −→∗ (σ ′, ϵ,B ′,N ′). By the inductive
hypothesis, we have (σ1, eτ1,B1,N1) −→∗ (σ ′, ϵ,B ′,N ′).
This implies (σ , e ′eτ1,B,N ) −→∗ (σ ′, ϵ,B ′,N ′). Fi-
nally, from the assumption Comm(Body(e ),M ), we have
Body(e );Body(e ′) ≡ Body(e ′);Body(e ). Thus, we also have
(σ , ee ′τ1,B,N ) −→∗ (σ ′, ϵ,B ′,N ′)
Appendix D: Sample Monitor Invariant
To give the reader some idea about the inferred monitor
invariants, we show the invariant (in SMTLIB format) for
the AsyncDispatch benchmark from Gradle:
(let ((a!1 (not (= (queue.size))
0)))
(a!3 (not (>= (queue.size))
(+ 1
(maxQueueSize)))))
(a!5 (not (>= (queue.size))
(maxQueueSize)))))
(let ((a!2 (not (or (= (state)
Stopped)
a!1)))
(a!4 (or (= (queue.size)
0)
(= (queue.first)
0)
(= (state)
Stopped)
a!3)))
(let ((a!6 (and a!4
(or a!1
(= (state)
Stopped)
a!5))))
(and (or a!2 a!6)
(not (<= (maxQueueSize)
0))
(>= (maxQueueSize)
0)
(>= (queue.size)
0)))))
As another example, we show the monitor invariant for
the BoundedBuffer benchmark:
(let ((a!1 (not (>= buff.length
0)))
(a!2 (not (>= (count)
buff.length)))
(a!4 (>= (count)
(+ 1
(buff.length))))
(let ((a!3 (or a!1
(not (or a!1 a!2))
(not (<= (count)
(- 1))))))
(and a!3
(>= (count)
0)
(or a!1
(<= (count)
0)
(not a!4)))))
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